


Huron River Platform




SCHEMATIC ANNOTATIONS AND BOARD INFORMATION

Voltage Rails			
POWER PLANE	VOLTAGE	ACTIVE IN	DESCRIPTION
PWR_SRC	12V	S0, (S3-S5)	
+5VALW	5V	S0, (S3-S5)	
+5VRUN	5V	S0, S3	
+5VSUS	5V	S0	
+3VALW	3.3V	S0, (S3-S5)	
+3VRUN_CK505	3.3V	S0	Clock, MCH
+3VSUS	3.3V	S0, S3	
+3VRUN	3.3V	S0	
+1_5VDIMM	1.5V	S0, (S3-S4)	DDR core
+1_5VSUS	1.5V	S0	
+1_5VRUN	1.5V	S0	
VTT	1.05V	S0	PCH
+0_75VRUN	0.75V	S0	DDR command & control pull up.
+VCC_CORE	1.05V-1.1V	S0	CPU core rail
+VCC_GFXCORE	1.1V	S0	GMCH Graphics core rail

Net Naming Conventions


Suffix
= Active Low Signal
Prefix
H = Host
M = DDR Memory
TP = Test Point (does not connect anywhere else)

PCB Footprints



Power States	SLP S3#	SLP S4#	SLP S5#	+V*ALWAYS	+V*SUS	+V*RUN	CLK
S0 (Full on)	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft Off)	LOW	LOW	LOW	ON	OFF	OFF	OFF

SANDYBRIDGE PROCESSOR (DDR3)



SANDYBRIDGE PROCESSOR (POWER)

Vcc for Processor core 0.3-1.1V

Iccmax: SV-QC 94A;
Iccmax: SV-DC 53A;
Icc_TDC: SV-DC 55A;
Icc_TDC: SV-DC 38A;

	148X schematic	CRB
+VCC_CORE	10UFx10 22UFx16 330UFx6	10UFx10 22UFx16 470UFx4
+VTT_CORE	10UFx7 22UFx5 330UFx2	22UFx29 330UFx2

POWER

U24F

PEG AND DDR

CORE SUPPLY


SVID

SENSE LINES


Sandy Bridge iPGA Rev1p0

Spec is 8.5A


1.05V



SANDYBRIDGE PROCESSOR (GRAPHICS POWER)



SANDYBRIDGE PROCESSOR (GND)




SANDYBRIDGE PROCESSOR (RESERVED)

The CFG signals have a default value of "1" if not terminated on the board.

CFG2- PCI-Express Static Lane Reversal

CFG2

1 :Normal Operation
0 :Lane Numbers Reversed
15 -> 0, 14 -> 1, ...



CFG3- PCI-Express Static Lane Reversal	
CFG2	1 :Normal Operation 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...

CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port


PCI-Express Configuration Select	
CFG[5:6]	11:Default X16-device 1 functions 1 and 2 disabled 10: X8 X8-device 1 functions 1 enable, function2 disabled 01:Reserved--(device 1 functions 1disabled function2 enable 00: X8 X4 X4-device 1 functions 1 and 2 enable

PEG DEFER TRAINING	
CFG7	1 : (Default)PEG train immediately following xxRESETB de assertion 0 :PEG wait for BIOS for training

DATASHEET记录	
CFG[17:7]	Reserved configuration lanes. A test point may be placed on the board for these lands.


Title		
PROCESSOR RESERVED		
Size	Document Number	Rev
Custom	MS-16G9/1754	10
Date:	Thursday, June 30, 2011	Sheet 8 of 52

SODIMM #A0






Title		
DDR3 SODIMM A0		
Size	Document Number	Rev
Custom	MS-16G9/1754	10
Date:	Thursday, June 30, 2011	Sheet 9 of 52




SODIMM #B0



Title			
DDR3 SODIMM B0			
Size	Document Number		Rev 10
Customer	MS-16G9/1754		
Date:	Thursday, June 30, 2011	Sheet	10 of 52




	Strap3	Strap4
N12M-GS1	40.2K PD	40.2K PD
N12P-GV1/GVR	5K PD	20K PD







N12M		
STRAP0	USER 3 1 USER 2 1 USER 1 1 USER 0 1	SM BUS define resolution 1111
STRAP1	3GIO_PADCFG 3 0 3GIO_PADCFG 2 1 3GIO_PADCFG 1 1 3GIO_PADCFG 0 0	N12M-GS:PD 35K, N12M-GE:PU 35K N12M-GS1:PD 35K N12P-GV1: PD35K
STRAP2	PCI_DEVID3 0 PCI_DEVID2 1 PCI_DEVID1 0 PCI_DEVID0 0/1	N12M-GS:PD 25K, N12M-GE:PU 15K N12M-GS1: PU15K N12P-GV1: PD45K N12P-GVR: PD10K
ROM_SCLK	PCI_DEVID 4 1 SUBVENDOR 0 SLOT_CLK 1 PEX_ML_LEN 0	N12M-GS:PU 15K, N12M-GE:PU 15K, N12M-GS1:PD 15K
ROM_SI	RAMCFG 3 0 RAMCFG 2 1 RAMCFG 1 1 RAMCFG 0 1	Hynix 128Mx16----- PD35K Samsung 128Mx16----- PD45K
ROM_SO	XCLK_417 0 FB_O_BAR_SIZE 0 SMB_ALT_ADDR 0 VGA_DEVICE 1	Have 27M hz CRYSTAL FB Aperture size 256MB 0X9E(Default , not Multi-GPU usage) VGA Device

Rvalue	PU	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111







12 FBA_DQ[3:0] <-
12 FBA_DQ[7:6] <-
12 FBA_DQ[5:4] <-
12 FBA_DQ[3:2] <-




03/25 Change C479 to
C11-1042042-W08 for SMT
cost down


Should be 240
Ohms +/-1%





Should be 240
Ohms +/-1%



COUGAR POINT (DMI, FDI, GPIO)




COUGAR POINT (PCI,USB,NVRAM)



A16 swap override Strap/Top-Block Swap Override jumper		
GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default	

Boot BIOS Strap		
BBS_BIT1	BBS_BIT0	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	-
1	1	SPI

18 CLK_PCI_FB
29 CLK_PCI_KBC
29 CLK_PCF_PORT80



U20E
BC26 TP1
BJ26 TP2
BH26 TP3
BJ16 TP4
BG16 TP5
AH36 TP6
AH37 TP7
AK43 TP8
AK45 TP9
C18 TP10
N30 TP11
H3 TP12
AH12 TP13
AM4 TP14
AM5 TP15
Y13 TP16
K24 TP17
L24 TP18
AB46 TP19
AB45 TP20
B21 TP21
M20 TP22
AY16 TP23
BG46 TP24
BE28 TP25
BC30 TP26
BE32 TP27
BJ32 TP28
BC28 TP29
BE30 TP30
BF32 TP31
BG32 TP32
AV28 TP33
BE26 TP34
AU28 TP35
AY30 TP36
AU26 TP37
AY26 TP38
AV28 TP39
AW30 TP40

RSVD

PCI

USB

CougarPoint_Rev_1p

RSVD1 AY7
RSVD2 AY7
RSVD3 AU3
RSVD4 BG4
RSVD5 AT10
RSVD6 BC8
RSVD7 AU2
RSVD8 AT4
RSVD9 AT3
RSVD10 AT1
RSVD11 AY3
RSVD12 AT5
RSVD13 AV3
RSVD14 AV1
RSVD15 BB1
RSVD16 BA3
RSVD17 BB5
RSVD18 BB3
RSVD19 BB7
RSVD20 BE8
RSVD21 BD4
RSVD22 BE6
RSVD23 AV5
RSVD24 AV10
RSVD25 AT8
RSVD26 AY5
RSVD27 BA2
RSVD28 AT12
RSVD29 BF3

USBP0N C24
USBP0P A24
USBP1N C25
USBP1P B25
USBP2N C26
USBP2P A26
USBP3N C28
USBP3P H28
USBP4N E28
USBP4P C28
USBP5N A28
USBP5P C29
USBP6P C23
USBP6N N28
USBP7P M28
USBP7N L30
USBP8P K30
USBP8N G30
USBP9N E30
USBP9P C30
USBP10N C32
USBP10P L32
USBP11N K32
USBP11P G32
USBP12N E32
USBP12P C32
USBP13N A32
USBP13P C33

INT_PIRQA# K40
INT_PIRQB# K38
INT_PIRQC# H38
INT_PIRQD# G38
REQ1# / GPIO50 C46
REQ2# / GPIO52 C44
REQ3# / GPIO54 E46
GNT1# / GPIO51 D47
GNT2# / GPIO52 E42
GNT3# / GPIO55 F46
PIRQA# / GPIO2 G42
PIRQB# / GPIO3 G40
PIRQC# / GPIO4 C42
PIRQD# / GPIO5 D44
PME# K10
PLTRST# C6

OC0# / GPIO59 K14
OC1# / GPIO40 K20
OC2# / GPIO41 B17
OC3# / GPIO42 C18
OC4# / GPIO43 L16
OC5# / GPIO9 A16
OC6# / GPIO10 D14
OC7# / GPIO14 C14


OC#0: Port 0&1
OC#1: Port 2&3
OC#2: Port 4&5
OC#3: Port 6&7
OC#4: Port 8&9
OC#5: Port 10&11
OC#6: Port 12&13
OC#7: Floater OC#(not used)

USB_P0N 28
USB_P0P 28
USB_P1N 26
USB_P1P 26
USB_P2N 28
USB_P2P 28
USB_P3N 28
USB_P3P 28
USB_P4N 28
USB_P4P 28
USB_P5N 28
USB_P5P 28
USB_P6N 28
USB_P6P 28
USB_P7N 28
USB_P7P 28
USB_P8N 28
USB_P8P 28
USB_P9N 28
USB_P9P 28
USB_P10N 28
USB_P10P 28
USB_P11N 28
USB_P11P 28
USB_P12N 28
USB_P12P 28
USB_P13N 28
USB_P13P 28

USB_BIAS# C33
USB_BIAS B33
R237 22.6R1%0402
R235 10KR0402
+3VSUS

PLT_RST#
29 DGPU_RST#_EC
22 DGPU_HOLD_RST#

PLT_RST#
29 DGPU_RST#_EC
22 DGPU_HOLD_RST#



Title		
PCH_PCI/USB/NVRAM		
Size	Document Number	Rev
Custom	MS-16G9/1754	10
Date:	Thursday, June 30, 2011	Sheet 21 of 52

GPIO0 & 6 & 16 & 22 & 34 & 38 & 48 --If not used,require pull up 3VRUN
GPIO57 --If not used,require pull up 3VSUS
GPIO15--High is support TLS,internal pull-down
GPIO27 is deep S4 & S5 weak up event,internal pull high.& It's VCCFDIPLL internal VRM strapping pin
GPIO35 --Un- Muxed. If not used Can be NC






COUGAR POINT (GPIO,VSS_NCTF,RSVD)

GPIO8 is no longer needed as a functional strap for Integrated clocking. Integrated Clock Enable functionality is achieved via soft-strap. The current default is Clock Enabled.

PLL ON DIE VR_ENABLE	
GPIO28	Internal pull high (Enable) Low: Disable

DMI termination voltage override	
GPIO36	Low-- TX,RX terminated to same voltage (DC coupling mode)default

FDI termination voltage override	
GPIO37	Low-- TX,RX terminated to same voltage (DC coupling mode)default




ONLY FOR RM (强) 60013789

Intel Comments:
Reserve 0 ohm option in these pins
pins AH8, AK11, AH10 & AK10) to GND.
These signals should not float on the motherboard. They should be
tied to GND directly.


CRB_SV_DET	
GPIO39	High: External GFX Low: Internal GFX


COUGAR POINT (POWER)




VCCVRM 160mA

CRB Connect to 1.8V but EDS connect to 1.5V
 EDS page318: mobile VRM is 1.5V
 Intel FAE Comments: Connect to 1.5V






Cougar Point (GND)




ChA . L
Follow MS-16GK Pin define


ChB . H





CAMERA LVDS ON




Title			CRT/LVDS/CCD	
Size	Document Number	MS-16G9/1754		Rev 10
Date	Thursday, June 30, 2011	Sheet	26	of 52








SATA ODD



SATA HDD




SCREW3, SCREW4 FOR HDD!




SCREW5, SCREW6 FOR ODD!


CPU FAN




N32-1030720-A81





20 mil trace width is required for 4ohm loading
10 mil trace width is required for 8ohm loading
the trace length/ Speaker wire length of SPKL+/L-/R+/R- is same
as possible as you can.



For APA2031			For FAN7031			
Av	GAiN0	GAiN1	Av	GAiN0	GAiN1	SE/BTL
6dB	0	0	6dB	0	0	0
10dB	0	1	10dB	0	1	0
15.6dB	1	0	15.6dB	1	0	0
21.6dB	1	1	21.6dB	1	1	0
4.3dB	X	X	4.3dB	X	X	1








I_CHG_SET	ENCHG	charge status	charge current/cell_sel	charge current
VCHLIM= 160mV	1	Pre-charge	12.6V/1	200mA
VCHLIM= 880mV	1	3S1P-Fast charge	12.6V/1	1.1A
VCHLIM= 1.76V	1	3S2P-Fast charge	12.6V/1	2.2A
VCHLIM= 2.8V	1	3S3P-Fast charge	16.8V/0	3.5A
VCHLIM= 880mV	1	4S1P-Fast charge	16.8V/0	1.1A
VCHLIM= 1.76V	1	4S2P-Fast charge	16.8V/0	2.2A
VCHLIM< 88mV	0	STOP CHARGE	0V/1	0

Current limit at 7A for +3VSUS
Imax at 6A

Current limit at 8A for +5VSUS
Imax at 7A

Title			
System Power			
Size	Document Number		Rev
Customer	MS-16G9/1754		10
Date:	Thursday, June 30, 2011	Sheet	34 of 52





Current limit at 17A for +1_5VDIMM
Imax at 15A


S0 Mode--EC_S3=Low : 1.5V
S3 Mode--EC_S3=High: 1.35V

2A

File		DIMM_1.5VRUN	
Size	Document Number	MS-16G9/1754	
Customer	Rev	10	
Date:	Thursday, June 30, 2011	Sheet	35 of 52




Title			0.85V
Size	Document Number		Rev
B	MS-16G9/1754		10
Date:	Thursday, June 30, 2011		Sheet 37 of 52




Current limit at 45A for +VCC_CORE
Imax at 38A

BOTTOM PAD
CONNECT TO GND
Through 8 VIAs






PSW_0	PSW_1	
1	1	1.075V
0	1	0.95V
0	0	0.85V


Imax= 16A
Iocp=20.8A




(ESATA,USB,LAN,CRT,BT+WLAN)






D-Sub Connector




BT and WLAN Combo Connector









03/29 Remove ECO and Cinema LED for ID request




04/23 Change FPC7 from N5A-14F0070-A81 to N5A-14F0090-A81(P/N only) for ME request







04/28 Fix SWC8's HW mismatch








P30-1754C10
P30-1754C10-H73





02/10 Add 8 vias for EMI suggestion








MICRO-STAR INT'L CO.,LTD.		
Title PWR SW / LED		
Size B	Document Number MS-16G9/1754	Rev 10
Date:	Sheet 45	of 52





MSI Micro-Star International Co., Ltd.		
Title TP& LED		
Size B	Document Number MS-16G9/1754	Rev 10
Date:	Sheet 46 of 52	




USB REVERSE



 MICRO-STAR INT'L CO.,LTD.	
Title	
[E] USB2.0 PORT	
Size B	Document Number
	MS-1754
Date:	Thursday, June 30, 2011
Sheet	47 of 52
Rev	10






Power down Sequence DC mode S0 to G3

S0-S5

EC programming timing
Intel Huron River timing SPEC



S5-S0

EC programming timing

Intel Huron River timing SPEC

